1 Overview

Vortex86SX is the x86 SoC (System on Chip) with 0.13 micron process and ultra low power consumption design (less than 1 watt). This comprehensive SoC has been integrated with rich features, such as various I/O (RS-232, Parallel, USB and GPIO), BIOS, WatchDog Timer, Power Management, MTBF counter, LoC (LAN on Chip),JTAG etc., into a 27x27 mm, 581-pin BGA packing single chip.

The Vortex86SX is compatible with Win CE, Linux and DOS. It integrates 32KB write through direct map L1 cache, 16-bit ISA bus, PCI Rev. 2.1 32-bit bus interface at 33 MHz, SDRAM, DDR2, ROM controller, IPC (Internal Peripheral Controllers with DMA and interrupt timer/counter included),

SPI (Serial Peripheral Interface), Fast Ethernet MAC, FIFO UART, USB2.0 Host and IDE controller into a System-on-Chip (SoC) design.

Furthermore, this outstanding Vortex86SX SoC can not only meet the requirements of embedded applications, such as Electronics Billboard, Firewall Router, Industrial Single-Board-Computers, Receipt Printer Controller, Thin Client PC, Auto Vehicle Locator, Finger Print Identification, Web Camera Thin Server, RS232-to-TCP Transmitter. but also can meet the critical temperature demand, spanning from -40 to +85 $^{\circ}$ C.

2 Features

■ x86 Processor Core

6 stage pipe-line

■ Embedded I/D Separated L1 Cache

16K I-Cache, 16K D-Cache

■ SDRAM/DDRII Control Interface

- 16 bits data bus
- Support DLL for clock phase auto-adjustion
- SDRAM support up to 133MHz
- SDRAM support up to 128Mbytes
- DDRII support up to 166MHz
- DDRII support up to 256Mbytes

■ IDE Controller

Support 2 channels Ultra-DMA 100 (Disk x 4)

■ LPC (Low Pin Count) Bus Interface

- Support 2 programable registers to decode LPC address
- MAC Controller x 1

■ PCI Control Interface

- Up to 3 sets PCI master device
- 3.3V I/O

■ ISA Bus Interface

- AT clock programmable
- 8/16 Bit ISA device with Zero-Wait-State
- Generate refresh signals to ISA interface during DRAM refresh cycle
- DMA Controller
- Interrupt Controller

■ Counter/Timers

- 2 sets of 8254 timer controller
- Timer output is 5V tolerance I/O on 2nd Timer

■ MTBF Counter

Real Time Clock

 Below 2uA power comsuption on Internal Mode (Estimation Value)

■ FIFO UART Port x 5 (5 sets COM Port)

- Compatible with 16C550/16C552
- Default internal pull-up
- Supports the programmable baud rate generator with the data rate from 50 to 460.8K bps
- The character options are programmable for 1 start bits; 1, 1.5 or 2 stop bits; even, odd or no parity; 5~8 data bits
- Support TXD_En Signal on COM1/COM2
- Port 80h output data could be sent to COM1 by software programming

■ Parallel Port x 1

Support SPP/EPP/ECP mode

■ General Chip Selector

- 2 sets extended Chip Selector
- I/O-map or Memory-map could be configurable
- I/O Addressing: From 2 byte to 64K byte
- Memory Address: From 512 byte to 4G Byte

■ General Programmable I/O

- Supports 40 dedicated programmable I/O pins
- Each GPIO pin can be individually configured to be

an input/output pin

■ USB 2.0 Host Support

- Supports HS, FS and LS
- 4 port

■ PS/2 Keyboard and Mouse Interface Support

- Compatible with 8042 controller
- Redundant System Support
- Speaker out
- Embedded 256KB Flash
 - For BIOS storage
 - The Flash could be disable & use external Flash ROM
- JTAG Interface supported for S.W. debugging

■ Input clock

- 14.318MHz
- 32.768KHz

■ Output clock

- 24 MHz
- 25 MHz

Operating Voltage Range

- Core voltage: 1.30 V ~ 1.40V
- I/O voltage: 1.8V \pm 5% , 3.3 V \pm 10 %

■ Temperature


- Operating Temperature -40° ~ 85°
- Storage Temperature -50°C ~ 125°C

■ Package Type


27x27, 581 ball BGA

3 Block Diagram

3.1 System Block Diagram



3.2 Functions Block Diagram




3.3 PCI Device List

Device#	0	1	2	3	4	5	6	7	8	9	10	11	12	13	
IDSEL	AD11							AD18	AD19		AD21	AD22	AD23		
Function 0	NB							SB	MAC		USB0 OHCI	USB1 OHCI	IDE		
Function 1											USB0 EHCI	USB1 EHCI			



4 PIN Function List

4.1 BGA Ball Map



4.2 PINout Table

A1 NCC F17 GND R3 P2 PA1 AA14 SD4 A2 NC F18 VCC3V P3 PIORDY AA15 LA20 A3 NC F19 NTB P4 PID10 AA16 SD3 A4 NC F20 NTC P5 PDD12 AA17 GPIO P0 6 A5 NC F21 ATSTN P6 CTS4 /SIOW AA18 GPIO P0 7 A5 NC F22 ATSTP P9 VCCK AA18 GPIO P1 7 A7 NC F22 ATSTP P9 VCCK AA18 GPIO P1 7 A7 NC F22 ATSTP P9 VCCX AA28 GPIO P2 7/SA31 A8 NC F24 GBE 0 P11 VCC3V AA20 GPIO P2 7/SA31 A8 NC F24 GBE 0 P11 VCC3V AA21 Vdd_core A9 SDRAMCLKN F25 AD9 P12 VCC3V AA22 Vdd_core A10 MA0 F26 AD10 P13 VCC3V AA22 Vdd_core A11 MA1 G1 RIJSIORDY P14 VCC3V AA22 Vdd_core A12 MA10 G2 SOUT3 P15 Vdd_io AA26 MTBF A13 MD6 G3 SIN3 P16 Vdd_io AA26 MTBF A14 MD5 G4 VCCK P17 VSs_io AB1 RSET_DRV A15 MD2 G5 GNDO P18 VSs_io AB2 SA14 A16 MD3 G6 TDO P21 VSs1 AB3 DACK 1 A17 MD4 G7 TCK P22 RTC RD GPIO 36 AB4 VSs_core A18 PCICLK 1 G21 ROM_CS P23 ANSS1 AB5 VSs_core A20 PCICLK 2 G23 AD11 P25 AVSSPLLO AB7 SA10 A21 AD29 G24 PAR P24 AVDD33 O AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB8 AFN A23 AD27 G26 AD5 R2 PA0 AB1 SA17 AD28 G25 AD7 R1 PDRQ AB8 AFN A23 AD27 G26 AD5 R2 PA0 AB1 SA17 AD4 G7 TCK B26 AD7 R1 PDRQ AB8 AFN A23 AD27 G26 AD5 R2 PA0 AB1 SA17 A24 AD26 H1 DSR3/SGBLID R3 PIOW AB1 SA4 A5 NC H2 P10 RA18 PIOW AB1 SA4 AD28 G25 AD7 R1 PDRQ AB8 AFN A23 AD27 G26 AD5 R2 PA0 AB10 DACK 5 A24 AD26 H1 DSR3/SGBLID R3 PIOW AB1 SA4 A25 AD28 G25 AD7 R1 PDRQ AB8 AFN A25 AD28 G25 AD7 R1 PDRQ AB8 AFN A26 NC H3 RTS3/SRST R5 PDD5 AB1 SA2 B1 NC H4 VPLLO R6 DCD4/SA2 AB1 RC9 B4 NC H2 AD8 R11 VSs_io AB1 SA4 B1 NC H4 VPLLO R6 DCD4/SA2 AB1 RC9 B4 NC H21 AD8 R11 VSs_io AB1 SA4 B1 NC H2 AD8 R11 VSs_io AB1 SA4 B1 NC H2 AD8 R11 NTA R13 Vdd io AB20 GPIO P2 G/SA30 B1 NC H22 AD12 R12 R12 VSs_io AB21 VSs_io B1 NC H22 AD12 R12 R12 VSs_io AB22 VSs_io B1 NC H22 AD12 R12 R12 VSs_io AB22 VSs_io B1 NC H22 AD12 R12 R12 VSs_io AB22 VSs_io B1 NC H22 AD0 R14 Vdd io AB20 GPIO P2 G/SA30 B1 NC H22 AD0 R14 Vdd io AB20 GPIO P2 G/SA30 B1 NA3 J1 NTT R18 R13 Vdd io AB20 GPIO P2 G/SA30 B1 NA5 J2 DCD3/SDRQ R18 VSs_io AB22	Ball No.	Function	Ball No.	Function	Ball No.	Function	Ball No.	Function
A3 NC F19 NTB P4 PDD10 AA16 SD3 A4 NC F20 NTC P5 PDD12 AA17 GPIO_P0_6 A5 NC F21 ATSTN P6 CTS4_/SIOW AA18 GPIO_P0_7 A6 NC F22 ATSTP P9 VCCK AA19 GPIO_P0_7 A7 NC F22 VCC_SPI P10 VCC3V AA20 GPIO_P2_7/SA31 A8 NC F24 CBE_0 P11 VCC3V AA21 Vdd_core A8 NC F25 AD9 P12 VCC3V AA21 Vdd_core A10 MA0 F26 AD10 P13 VCC3V AA21 Vdd_core A11 MA1 G1 RIJSSIORDY P14 VCC3V AA22 Vdd_core A11 MA1 G1 RIJSSIORDY P14 VCC3V AA22 Vdd_core A12 MA10 G2 SOUT3 P15 Vdd_io A226 MTBF A13 MD6 G3 SIN3 P16 Vdd_io A226 POWER GOOD A14 MD5 G4 VCCK P17 VSs_io A81 RSET_DRV A15 MD2 G5 GNDO P18 Vss_io A81 RSET_DRV A16 MD3 G6 TDO P21 VBat A83 DACK_1 A17 MD4 G7 TCK P22 RTC_RD_GPIO_36 A84 Vss_core A18 PCICK_1 G21 ROM_CS_ P23 AVSS1 AB5 Vss_core A29 PCICK_2 G23 AD11 P25 AVSSPLLO AB7 SA10 A21 M22 G2 GE1 P26 REXTO A86 AEN A22 AD28 G24 PAR P24 AVDD3_0 A88 AEN A22 AD28 G25 AD5 RT P16 PA0 AB1 SA17 A23 AD27 G26 AD5 RT P24 AVDD3_0 A88 AEN A24 AD29 G26 AD5 RT P24 AVDD3_0 A88 AEN A25 AD27 G26 AD5 RT P26 AD5 AB1 SA27 A26 NC H3 RTSS_SCBLID R3 PIOW A811 SA4 ACC RD P17 VSs_io A81 SA10 A27 AD29 G26 AD5 R2 P24 AVDD3_0 A88 AEN A28 AD27 G26 AD5 R2 P24 AVDD3_0 A88 AEN A29 AD26 H1 DSR3_/SCBLID R3 PIOW A811 SA4 AD27 G26 AD5 R2 P24 AVDD3_0 A88 AEN A21 AD29 G26 AD5 R2 P24 AVDD3_0 A88 AEN A22 AD28 G25 AD7 R1 PDRQ A89 SA17 A23 AD27 G26 AD5 R2 PA0 A810 DACK_5 A24 AD26 H1 DSR3_/SCBLID R3 PIOW A811 SA4 AD27 G26 AD5 R2 PA0 A810 DACK_5 A25 AD25 H2 CTS_3_/SCBLID R3 PIOW A811 SA2 AD27 G26 AD5 R2 PA0 A810 DACK_5 A26 NC H3 RTS3_/SRST_ R5 PDD2 A818 SA2 AD28 G26 AD5 R2 PA0 A810 DACK_5 A27 AD28 G26 AD5 R2 PA0 A810 DACK_5 A28 AD27 G26 AD5 R2 PA0 A810 DACK_5 A29 AD26 H2 DSR3_/SCBLID R3 PIOW A811 SA4 AD29 G26 AD5 R3 R36 CDD2 A818 SA2 AD27 G26 AD5 R3 R36 CDD2 A818 SA2 AD28 G26 AD5 R3 R36 CDD2 A818 SA2 AD29 AD28 G26 AD5 R3 R36 CDD2 A818 SA2 AD29 AD28 G26 AD5 R3 R36 CDD2 A818 SA2 AD29 AD28 G26 AD5 R3 R36 CDD2 A818 SA2 AD29 AD28 G26 AD5 R3 R36 CDD2 A818 SA2 AD29 AD28 G26 AD5 R3 R36 CDD2 A818 SA17 A33 AD27 G26 AD5 A818 CDD2 A818 SA17 A34 AD29 AB4 AB4 AB4	A1	NC	F17	GND_R3	P2	PA1	AA14	SD4
A4 NC F20 NTC P5 PDD12 AA17 GPIO_P0_6 A5 NC F21 ATSTN P6 CTS4_/SIOW AA18_GPIO_P0_7 A6 NC F22 ATSTP P9 VCCK AA19_GPIO_P1_7 A7 NC F23 VCC_SPI P10_VCG3V AA20_GPIO_P2_7/SA31 A8 NC F24 CBE_0 P11 VCC3V AA21_Vdd_core A9 SDRAMCLKN F25 AA9 P12_VCC3V AA22_Vdd_core A11 MA10 M0 F26 AD10 P13_VCC3V AA24_Vdd_pl_1 A11 MA10 G2 SOUT3 P15_Vdd_jo AA26_FMTEP A12 MA10 G2 SOUT3 P15_Vdd_jo AA26_FWER_GOOD A13 MD6 G3 SNN3 P16_Vdd_jo AA26_FWER_GOOD A14 MD5 G4_VCCK P17_Vss_lo AB1_RSET_DRV A15 MD5 G4_VCCK P17_Vss_lo AB2_SA14 A	A2	NC	F18	VCC3V	P3	PIORDY	AA15	LA20
A5 NC F21 ATSTN P6 CTS4 /SIOW AA18 GPIO P0 7 A6 NC F22 ATSTP P9 VCC X AA19 GPIO P1 7 A7 NC F23 VCC SPI P10 VCC3V AA20 GPIO P2 7/SA31 A8 NC F24 CBE_0 P11 VCC3V AA21 Vdd_core A9 SDRAMCLKN F25 AD9 P12 VCC3V AA22 Vdd_core A10 MA0 F26 AD10 P13 VCC3V AA24 Vdd_pil_1 A11 MA11 G1 R13/SIORDY P14 VCC3V AA24 Vdd_pil_1 A12 MA10 G2 SOUT3 P15 Vdd_lo AA26 POWER GOOD A14 MD5 G4 VCCK P17 Vss_lo AB4 RSET_DRV A15 MD2 G5 GNDO P18 Vss_lo AB4 Vss_COPE A16 MD3 G6 TDO P21 Wat AB4 Vss_COPE <t< td=""><td>А3</td><td>NC</td><td>F19</td><td>INTB_</td><td>P4</td><td>PDD10</td><td>AA16</td><td>SD3</td></t<>	А3	NC	F19	INTB_	P4	PDD10	AA16	SD3
A6 NC F22 ATSTP P9 VCCK AA19 GPIO_P1_7 A7 NC F23 VCC_SPI P10 VCC3V AA20 GPIO_P2_7/SA31 A8 NC F24 CBE_0 P11 VCC3V AA21 Vdd_core A9 SDRAMCLKN F25 AD9 P12 VCC3V AA22 Vdd_core A10 MA0 F26 AD10 P13 VCC3V AA24 Vdd_core A11 MA1 G1 Ri3/SIORDY P14 VCC3V AA24 Vdd_pll_1 A12 MA10 G2 SOUT3 P15 Vdd_lo AA25 MTBF A13 MD6 G3 SIN3 P16 Vdd_lo AA26 POWER_GOOD A14 MD5 G4 VCCK P17 Vss_lo AB1 RSET_DRV A15 MD2 G5 GNDO P18 Vss_lo AB1 RSET_DRV A15 MD2 G5	A4	NC	F20	INTC_	P5	PDD12	AA17	GPIO_P0_6
A7 NC F23 VCC_SPI P10 VCC3V AA20 GPIO_P2_7/SA31 A8 NC F24 CBE_0 P11 VCC3V AA21 Vdd_core A9 SDRAMCLKN F25 AD9 P12 VCC3V AA22 Vdd_core A10 MA0 F26 AD10 P13 VCC3V AA23 Vdd_core A11 MA1 G1 RI3/SIORDY P14 VCC3V AA24 Vdd_pll_1 A12 MA10 G2 SOUT3 P15 Vdd_io AA26 POWER_GOOD A13 MD6 G3 SIN3 P16 Vdd_io AA26 POWER_GOOD A14 MD5 G4 VCCK P17 Vs_io AB1 RSET_DRV A15 MD2 G5 GNDO P18 Vs_io AB1 RSET_DRV A16 MD3 G6 TCK P17 VS_io AB2 SA14 A17 MD4 G7 TCK P22 RTC_RO_PIO_36 AB4 Vs_s core	A5	NC	F21	ATSTN	P6	CTS4_/SIOW_	AA18	GPIO_P0_7
A8 NC F24 CBE_0 P11 VCC3V AA21 Vdc_core A9 SDRAMCLKN F25 AD9 P12 VCC3V AA22 Vdd_core A10 MA0 F26 AD10 P13 VCC3V AA23 Vdd_core A11 MA1 G1 RIS/SIORDY P14 VCC3V AA25 MTBF A12 MA10 G2 SOUT3 P15 Vdd_io AA25 MTBF A13 MD6 G3 SIN3 P16 Vdd_io AA26 POWER_GOOD A14 MD5 G4 VCCK P17 Vss_io AB1 RSET_DRV A15 MD2 G5 GNDO P18 Vss_io AB2 SA14 A16 MD3 G6 TDO P21 VBat AB3 DACK_1 A17 MD4 G7 TCK P22 RTC_RD_GPIO_36 AB4 Vss_core A18 PCICLK_1 G21 <	A6	NC	F22	ATSTP	P9	VCCK	AA19	GPIO_P1_7
A9 SDRAMCLKN F25 AD9 P12 VCC3V AA22 Vdd_core A10 MAO F26 AD10 P13 VCC3V AA23 Vdd_core A11 MA1 G1 Ri3/SIORDY P14 VCC3V AA24 Vd_pll_1 A12 MA10 G2 SOUT3 P15 Vdd_io AA25 MTBF A12 MA10 G2 SOUT3 P15 Vdd_io AA26 MTBF A13 MD6 G3 SIN3 P16 Vdd_io AA26 POWER_GOOD A14 MD5 G4 VCCK P17 Vss_io AB1 RSET_DRV A15 MD6 G4 VCCK P17 Vss_io AB1 RSET_DRV A16 MD3 G6 TDO P21 VBat A83 DACK_1 A16 MD3 G6 TDO P21 VBat A84 Vss_core A17 MD4 G7 TCK <td>A7</td> <td>NC</td> <td>F23</td> <td>VCC_SPI</td> <td>P10</td> <td>VCC3V</td> <td>AA20</td> <td>GPIO_P2_7/SA31</td>	A7	NC	F23	VCC_SPI	P10	VCC3V	AA20	GPIO_P2_7/SA31
A10 MA0 F26 AD10 P13 VCC3V AA23 Vdd_core A11 MA1 G1 RI3/SIORDY P14 VCC3V AA24 Vdd_pll_1 A12 MA10 G2 SOUT3 P15 Vdd_lo AA25 MTBF A13 MD6 G3 SIN3 P16 Vdd_lo AA26 POWER_GOOD A14 MD5 G4 VCCK P17 Vss_lo AB1 RSET_DRV A15 MD2 G5 GNDO P18 Vss_lo AB2 SA14 A16 MD3 G6 TDO P21 VS8t AB3 DACK_1 A17 MD4 G7 TCK P22 RTC_RD_GPIO_36 AB4 Vss_core A18 PCICLK_1 G21 ROM_CS P23 AVSS1 AB5 Vss_core A19 PCICLK_0 G22 CBE_1 P26 REXTO AB6 Vss_core A20 PCICLK_2 G23 AD11 P25 AVSSPLLO AB7 SA10 A21 AD29 G24 PAR P24 AVDD33_0 AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1 DSR3_SCBLID_R3 PIOW_AB11 SA4 A25 AD25 H2 CTS3_SIOR_R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST_R5 PDD2 AB13 SA2 B1 NC H6 TDI R10 Vdd_io AB16 IOR A27 AD8 NC H21 AD8 R11 Vss_io AB16 IOR B4 NC H21 AD8 R11 Vss_io AB16 IOR B4 NC H21 AD8 R11 Vss_io AB16 IOR B5 NC H22 AD12 R12 Vss_io AB16 IOR B6 NC H23 INTA_R1 ND AB6 IOR B7 NC H22 AD0 R14 Vss_io AB16 IOR B8 NC H23 INTA_R1 ND AB2 IOR B9 SDRAMCKP H26 AD3 R18 Vss_io AB18 GPIO_P1_3 B8 NC H23 INTA_R1 ND AB2 IOR B9 SDRAMCKP H26 AD3 R18 Vss_io AB21 Vss_io B9 SDRAMCKP H26 AD3 R18 VSs_io AB21 Vss_io B10 MA3 J1 INT_SDD13 R17 Vss_io AB21 Vss_io AB21 Vss_io B11 MA5 J2 DCD3_SDRQ R18 Vss_io AB22 Vss_io B12 MA6 J3 TESTCLK R21 Vss_io AB22 Vss_io B13 CS_1 J4 VPLL1 R22 R7C_IROS_GPIO_34 AB26 CLX25MOUT B14 DQM0 J5 GNDPLL1 R22 RYDS_AVD2 AC1 IRQ6	A8	NC	F24	CBE_0	P11	VCC3V	AA21	Vdd_core
A11 MA1 G1 Ri3/SIORDY P14 VCC3V AA24 Vdd_pll_1 A12 MA10 G2 SOUT3 P15 Vdd_io AA26 MTBF A13 MD6 G3 SIN3 P16 Vdd_io AA26 POWER_GOOD A14 MD5 G4 VCCK P17 Vss_io AB1 RSET_DRV A15 MD2 G5 GNDO P18 Vss_io AB2 SA14 A16 MD3 G6 TDO P21 VBat AB3 DACK_1 A17 MD4 G7 TCK P22 RTC_RD_GPIO_36 AB4 Vss_core A18 PCICLK_1 G21 ROM_CS P23 AVSS1 AB5 Vss_core A18 PCICLK_1 G21 ROM_CS P23 AVSS1 AB6 Vss_core A19 PCICLK_2 G23 AD11 P25 AVSSPLLO AB7 SA10 A22 AD28 G24 PAR <	A9	SDRAMCLKN	F25	AD9	P12	VCC3V	AA22	Vdd_core
A12 MA10 G2 SOUT3 P15 Vdd_io AA25 MTBF A13 MD6 G3 SIN3 P16 Vdd_io AA26 POWER_GOOD A14 MD5 G4 VCCK P17 Vss_io AB1 RSET_DRV A15 MD2 G5 GNDO P18 Vss_io AB2 SA14 A16 MD3 G6 TDO P21 VBat AB3 DACK_1 A17 MD4 G7 TCK P22 RTC_RD_GPIO_36 AB4 Vss_core A18 PCICLK_1 G21 ROM_CS P23 AVSS1 AB5 Vss_core A19 PCICLK_0 G22 CBE_1 P26 REXTO AB6 Vss_core A20 PCICLK_2 G23 AD11 P25 AVSSPLLO AB7 SA10 A21 AD29 G24 PAR P24 AVDD33_0 AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1 DSR3_/SCBLID R3 PIOW_AB11 SA4 A25 AD25 H2 CTS3_/SIOR_R4 PDD5 AB12 DROO A26 NC H3 RTS3_/SRST_R5 PDD2 AB13 SA2 B1 NC H4 VPLO R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLLO R9 Vdd_io AB15 LA18 B3 NC H6 TDI R10 Vdd_io AB16 IOR_ B4 NC H21 AD8 R11 Vss_io AB18 GPIO_P1_1 B5 NC H22 AD0 R14 Vss_io AB2 Vss_io AB2 Vss_io B9 SDRAMCLKP H26 AD3 R17 SDD1 AB2 Vss_io AB2 Vss_io B9 SDRAMCLKP H26 AD3 R17 Vss_io AB2 Vss_io AB2 Vss_io B1 MA3 J1 INIT_/SDD13 R17 Vss_io AB2 Vss_io AB2 CLK25MOUT B14 DQM0 J5 GNDPLL1 R22 AVDD2 AC1 IRQ6	A10	MAO	F26	AD10	P13	VCC3V	AA23	Vdd_core
A13 MD6 G3 SIN3 P16 Vdd_io AA26 POWER_GOOD A14 MD5 G4 VCCK P17 Vss_io AB1 RSET_DRV A15 MD2 G5 GNDO P18 Vss_io AB2 SA14 A16 MD3 G6 TDO P21 VSat AB3 DACK_1 A17 MD4 G7 TCK P22 RTC_RD_GPIO_36 AB4 Vss_core A18 PCICLK_1 G21 ROM_CS P23 AVSS1 AB6 Vss_core A19 PCICLK_0 G22 CBE_1 P26 REXTO AB6 Vss_core A20 PCICLK_2 G23 AD11 P25 AVSSPLLO AB7 SA10 A21 AD29 G24 PAR P24 AVDD33_0 AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H11 DSR3_/SCBLID_R3 PIOW_AB11 SA4 A25 AD25 H2 CTS3_/SIOR_R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST_R5 PDD2 AB13 SA2 B1 NC H4 VPLLO R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLLO R9 Vdd_io AB16 IOR_ B4 NC H21 AD8 R11 Vss_io AB16 IOR_ B4 NC H22 AD12 R12 Vss_io AB16 IOR_ B4 NC H23 INTA_R13 Vdd_io AB16 IOR_ B4 NC H24 AD0 R14 Vdd_io AB19 GPIO_P1_3 B6 NC H25 AD3 R14 Vss_io AB20 Vss_io B9 SDRAMCLKP H26 AD3 R17 VSs_io AB20 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB20 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB22 Vss_io B12 MA5 J3 DCD3_/SDRQ R18 Vss_io AB22 Vss_io B13 NG H26 AD3 R15 Vss_io AB22 Vss_io B14 NA5 J2 DCD3_/SDRQ R18 Vss_io AB22 Vss_io B15 MA5 J2 DCD3_/SDRQ R18 Vss_io AB22 Vss_io B16 MA3 J1 INIT_/SDD13 R17 Vss_io AB22 Vss_io B17 MA5 J3 TESTCLK R21 V9B1GM AB26 CLK25MOUT B18 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6	A11	MA1	G1	RI3/SIORDY	P14	VCC3V	AA24	Vdd_pll_1
A14 MD5 G4 VCCK P17 VSS io AB1 RSET_DRV A15 MD2 G5 GNDO P18 VSS io AB2 SA14 A16 MD3 G6 TDO P21 VBat AB3 DACK_1 A17 MD4 G7 TCK P22 RTC_RD_GPIO_36 AB4 VSS_core A18 PCICLK_1 G21 ROM_CS_P23 AVSS1 AB5 VSS_core A19 PCICLK_0 G22 CBE_1 P26 REXTO AB6 VSS_core A20 PCICLK_2 G23 AD11 P25 AVSSPLLO AB7 SA10 A21 AD29 G24 PAR P24 AVDD33_0 AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PAO AB10 DACK_5 A24 AD26 H1 DSR3_/SCBLID R3 PIOW_AB11 SA4 A25 AD25 H2 CTS3_/SIOR_R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST_R5 PDD2 AB13 SA2 B1 NC H6 TDI R10 Vdd_io AB16 IOR_ B3 NC H6 TDI R10 Vdd_io AB16 GPIO_P1_1 B5 NC H24 AD0 R14 Vdd_io AB16 GPIO_P1_3 B6 NC H23 INTA_R13 Vdd_io AB16 GPIO_P1_3 B6 NC H23 INTA_R13 Vdd_io AB16 GPIO_P2_0/SA24 B7 NC H24 AD0 R14 Vdd_io AB16 GPIO_P1_3 B6 NC H23 INTA_R13 Vdd_io AB20 GPIO_P2_6/SA30 B8 NC H25 AD4 R15 VSS_io AB21 VSS_io B9 SDRAMCLKP H26 AD3 R17 VSS_io AB22 VSS_io B10 MA3 J1 INIT_/SDD13 R17 VSS_io AB22 VSS_io B11 MA5 J2 DCD3_/SDRQ R18 VSS_io AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT	A12	MA10	G2	SOUT3	P15	Vdd_io	AA25	MTBF
A15 MD2 G5 GNDO P18 Vss io AB2 SA14 A16 MD3 G6 TDO P21 VBat AB3 DACK_1 A17 MD4 G7 TCK P22 RTC_RD_GPIO_36 AB4 Vss_core A18 PCICLK_1 G21 ROM_CS P23 AVSS1 AB5 Vss_core A19 PCICLK_0 G22 CBE_1 P26 REXTO AB6 Vss_core A20 PCICLK_2 G23 AD11 P25 AVSSPLLO AB7 SA10 A21 AD29 G24 PAR P24 AVDD33_0 AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1 DSR3_/SCBLID R3 PIOW_ AB11 SA4 A25 AD25 H2 CTS3_/SIOR_ R4 PDD5 AB12 DRQO A26 NC H3 RTS3_/SRST_ R5 PDD2 AB13 SA2 B1 NC H4 VPLLO R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLLO R9 Vdd_io AB16 [OR_ B4 NC H21 AD8 R11 Vss_io AB16 [OR_ B4 NC H22 AD12 R12 Vss_io AB16 GPIO_P1_1 B5 NC H22 AD12 R12 Vss_io AB19 GPIO_P1_3 B6 NC H23 INTA R13 Vdd_io AB20 GPIO_P2_G/SA30 B8 NC H26 AD3 R16 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 R18 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 R16 Vss_io AB22 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB22 Vss_io B11 MA6 J3 TESTCLK R21 VSs_io AB22 Vss_io B12 MA6 J3 TESTCLK R21 VSs_io AB22 CLK25MOUT B14 DQM0 J5 GNDPLL1 R22 AVD2 AC1 IRQ6	A13	MD6	G3	SIN3	P16	Vdd_io	AA26	POWER_GOOD
A16 MD3 G6 TDO P21 VBat AB3 DACK_1 A17 MD4 G7 TCK P22 RTC_RD_GPIO_36 AB4 Vss_core A18 PCICLK_1 G21 ROM_CS P23 AVSS1 AB5 Vss_core A19 PCICLK_0 G22 CBE_1 P26 REXTO AB6 Vss_core A20 PCICLK_2 G23 AD11 P25 AVSSPLLO AB6 Vss_core A20 PCICLK_2 G23 AD11 P25 AVSSPLLO AB6 Vss_core A20 PCICLK_2 G23 AD11 P25 AVSSPLLO AB6 Vss_core A20 AD29 G24 PAR P24 AVD033_0 AB8 AEN A22 AD28 G25 AD7 R1 PPRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1<	A14	MD5	G4	VCCK	P17	Vss_io	AB1	RSET_DRV
A17 MD4 G7 TCK P22 RTC_RD_GPIO_36 AB4 Vss_core A18 PCICLK_1 G21 ROM_CS P23 AVSS1 AB5 Vss_core A19 PCICLK_0 G22 CBE_1 P26 REXTO AB6 Vss_core A20 PCICLK_2 G23 AD11 P25 AVSSPLLO AB7 SA10 A21 AD29 G24 PAR P24 AVDD33_0 AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1 DSR3_/SCBLID R3 PIOW	A15	MD2	G5	GNDO	P18	Vss_io	AB2	SA14
A18 PCICLK_1 G21 ROM_CS P23 AVSS1 AB5 Vss_core A19 PCICLK_0 G22 CBE_1 P26 REXT0 AB6 Vss_core A20 PCICLK_2 G23 AD11 P25 AVSSPLL0 AB7 SA10 A21 AD29 G24 PAR P24 AVD033_0 AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1 DSR3_/SCBLID R3 PIOW_ AB11 SA4 A25 AD25 H2 CTS3_/SIOR_ R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST_ R5 PDD2 AB13 SA2 B1 NC H4 VPLL0 R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLL0 <t< td=""><td>A16</td><td>MD3</td><td>G6</td><td>TDO</td><td>P21</td><td>VBat</td><td>AB3</td><td>DACK 1</td></t<>	A16	MD3	G6	TDO	P21	VBat	AB3	DACK 1
A18 PCICLK_1 G21 ROM_CS P23 AVSS1 AB5 Vss_core A19 PCICLK_0 G22 CBE_1 P26 REXT0 AB6 Vss_core A20 PCICLK_2 G23 AD11 P25 AVSSPLL0 AB7 SA10 A21 AD29 G24 PAR P24 AVDD33_0 AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1 DSR3_/SCBLID R3 PIOW AB11 SA4 A25 AD25 H2 CTS3_/SIOR R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST R5 PDD2 AB13 SA2 B1 NC H4 VPLL0 R6 DCD4_/SA2 AB14 RQ9 B2 NC H5 GNDPLL0 R	A17	MD4	G7	TCK	P22	RTC RD GPIO 36	AB4	Vss core
A20 PCICLK_2 G23 AD11 P25 AVSSPLL0 AB7 SA10 A21 AD29 G24 PAR P24 AVDD33_0 AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1 DSR3_/SCBLID_ R3 PIOW_ AB11 SA4 A25 AD25 H2 CTS3_/SIOR_ R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST_ R5 PDD2 AB13 SA2 B1 NC H4 VPLL0 R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLL0 R9 Vdd_io AB15 LA18 B3 NC H6 TDI R10 Vdd_io AB16 IOR_ B4 NC H21 AD8 R11 </td <td>A18</td> <td>PCICLK_1</td> <td>G21</td> <td>ROM_CS_</td> <td>P23</td> <td>AVSS1</td> <td>AB5</td> <td></td>	A18	PCICLK_1	G21	ROM_CS_	P23	AVSS1	AB5	
A20 PCICLK_2 G23 AD11 P25 AVSSPLL0 AB7 SA10 A21 AD29 G24 PAR P24 AVDD33_0 AB8 AEN A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1 DSR3_/SCBLID_ R3 PIOW_ AB11 SA4 A25 AD25 H2 CTS3_/SIOR_ R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST_ R5 PDD2 AB13 SA2 B1 NC H4 VPLL0 R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLL0 R9 Vdd_io AB15 LA18 B3 NC H6 TDI R10 Vdd_io AB16 IOR_ B4 NC H21 AD8 R11 </td <td>A19</td> <td>PCICLK_0</td> <td>G22</td> <td>CBE_1</td> <td>P26</td> <td>REXT0</td> <td>AB6</td> <td>Vss_core</td>	A19	PCICLK_0	G22	CBE_1	P26	REXT0	AB6	Vss_core
A22 AD28 G25 AD7 R1 PDRQ AB9 SA17 A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1 DSR3_/SCBLID_ R3 PIOW_ AB11 SA4 A25 AD25 H2 CTS3_/SIOR_ R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST_ R5 PDD2 AB13 SA2 B1 NC H4 VPLL0 R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLL0 R9 Vdd_io AB16 ICR_ B3 NC H6 TDI R10 Vdd_io AB16 IOR_ B4 NC H21 AD8 R11 Vss_io AB17 GPIO_P1_1 B5 NC H22 AD12 R12 Vss_io AB18 GPIO_P2_6/SA20 B6 NC H23 INTA_ <td< td=""><td></td><td></td><td>G23</td><td>AD11</td><td>P25</td><td>AVSSPLL0</td><td>AB7</td><td>SA10</td></td<>			G23	AD11	P25	AVSSPLL0	AB7	SA10
A23 AD27 G26 AD5 R2 PA0 AB10 DACK_5 A24 AD26 H1 DSR3_/SCBLID_ R3 PIOW_ AB11 SA4 A25 AD25 H2 CTS3_/SIOR_ R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST_ R5 PDD2 AB13 SA2 B1 NC H4 VPLL0 R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLL0 R9 Vdd_io AB16 ICR_ B3 NC H6 TDI R10 Vdd_io AB16 IOR_ B4 NC H21 AD8 R11 Vss_io AB17 GPIO_P1_1 B5 NC H22 AD12 R12 Vss_io AB18 GPIO_P1_1 B6 NC H23 INTA_ R13 Vdd_io AB19 GPIO_P2_6/SA30 B7 NC H24 AD0	A21	AD29	G24	PAR	P24	AVDD33 0	AB8	AEN
A24 AD26 H1 DSR3_/SCBLID_ R3 PIOW_ AB11 SA4 A25 AD25 H2 CTS3_/SIOR_ R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST_ R5 PDD2 AB13 SA2 B1 NC H4 VPLL0 R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLL0 R9 Vdd_io AB15 LA18 B3 NC H6 TDI R10 Vdd_io AB16 IOR_ B4 NC H21 AD8 R11 Vss_io AB17 GPIO_P1_1 B5 NC H22 AD12 R12 Vss_io AB18 GPIO_P1_3 B6 NC H23 INTA_ R13 Vdd_io AB18 GPIO_P2_0/SA24 B7 NC H24 AD0 R14 Vdd_io AB20 GPIO_P2_6/SA30 B8 NC H25 AD4 </td <td>A22</td> <td>AD28</td> <td>G25</td> <td>AD7</td> <td>R1</td> <td>PDRQ</td> <td>AB9</td> <td>SA17</td>	A22	AD28	G25	AD7	R1	PDRQ	AB9	SA17
A25 AD25 H2 CTS3_/SIOR_ R4 PDD5 AB12 DRQ0 A26 NC H3 RTS3_/SRST_ R5 PDD2 AB13 SA2 B1 NC H4 VPLL0 R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLL0 R9 Vdd_io AB15 LA18 B3 NC H6 TDI R10 Vdd_io AB16 IOR_ B4 NC H21 AD8 R11 Vss_io AB17 GPIO_P1_1 B5 NC H22 AD12 R12 Vss_io AB18 GPIO_P1_3 B6 NC H23 INTA_ R13 Vdd_io AB19 GPIO_P2_0/SA24 B7 NC H24 AD0 R14 Vdd_io AB20 GPIO_P2_6/SA30 B8 NC H25 AD4 R15 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 </td <td>A23</td> <td>AD27</td> <td>G26</td> <td>AD5</td> <td>R2</td> <td>PA0</td> <td>AB10</td> <td>DACK_5</td>	A23	AD27	G26	AD5	R2	PA0	AB10	DACK_5
A26 NC H3 RTS3_/SRST_ R5 PDD2 AB13 SA2 B1 NC H4 VPLL0 R6 DCD4_/SA2 AB14 IRQ9 B2 NC H5 GNDPLL0 R9 Vdd_io AB15 LA18 B3 NC H6 TDI R10 Vdd_io AB16 IOR B4 NC H21 AD8 R11 Vss_io AB17 GPIO_P1_1 B5 NC H22 AD12 R12 Vss_io AB18 GPIO_P1_3 B6 NC H23 INTA_ R13 Vdd_io AB19 GPIO_P1_3 B6 NC H24 AD0 R14 Vdd_io AB19 GPIO_P2_6/SA30 B8 NC H25 AD4 R15 Vss_io AB20 GPIO_P2_6/SA30 B9 SDRAMCLKP H26 AD3 R16 Vss_io AB21 Vss_io B10 MA3 J1 INIT_/S	A24	AD26	H1	DSR3 /SCBLID	R3	PIOW	AB11	SA4
B1 NC H4 VPLL0 R6 DCD4_/SA2 AB14 RQ9 B2 NC H5 GNDPLL0 R9 Vdd_io AB15 LA18 B3 NC H6 TDI R10 Vdd_io AB16 lOR_ B4 NC H21 AD8 R11 Vss_io AB17 GPIO_P1_1 B5 NC H22 AD12 R12 Vss_io AB18 GPIO_P1_3 B6 NC H23 INTA_ R13 Vdd_io AB19 GPIO_P2_0/SA24 B7 NC H24 AD0 R14 Vdd_io AB20 GPIO_P2_6/SA30 B8 NC H25 AD4 R15 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 R16 Vss_io AB22 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pll_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B14 DQM0 J5 GNDPLL1 R22 RTC	A25	AD25	H2	CTS3_/SIOR_	R4	PDD5	AB12	DRQ0
B2 NC H5 GNDPLLO R9 Vdd_io AB15 LA18 B3 NC H6 TDI R10 Vdd_io AB16 IOR_ B4 NC H21 AD8 R11 Vss_io AB17 GPIO_P1_1 B5 NC H22 AD12 R12 Vss_io AB18 GPIO_P1_3 B6 NC H23 INTA_ R13 Vdd_io AB19 GPIO_P2_0/SA24 B7 NC H24 AD0 R14 Vdd_io AB20 GPIO_P2_6/SA30 B8 NC H25 AD4 R15 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 R16 Vss_io AB22 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pll_0 B12 MA6 J3	A26	NC	НЗ	RTS3_/SRST_	R5	PDD2	AB13	SA2
B3 NC H6 TDI R10 Vdd_io AB16 IOR_ B4 NC H21 AD8 R11 Vss_io AB17 GPIO_P1_1 B5 NC H22 AD12 R12 Vss_io AB18 GPIO_P1_3 B6 NC H23 INTA_ R13 Vdd_io AB19 GPIO_P2_0/SA24 B7 NC H24 AD0 R14 Vdd_io AB20 GPIO_P2_6/SA30 B8 NC H25 AD4 R15 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 R16 Vss_io AB22 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pli_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B14 DQM0 J5	B1	NC	H4		R6	DCD4 /SA2	AB14	IRQ9
B4 NC H21 AD8 R11 Vss_io AB17 GPIO_P1_1 B5 NC H22 AD12 R12 Vss_io AB18 GPIO_P1_3 B6 NC H23 INTA_ R13 Vdd_io AB19 GPIO_P2_0/SA24 B7 NC H24 AD0 R14 Vdd_io AB20 GPIO_P2_6/SA30 B8 NC H25 AD4 R15 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 R16 Vss_io AB22 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pII_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM	B2	NC	H5	GNDPLL0	R9	Vdd_io	AB15	LA18
B5 NC H22 AD12 R12 Vss_io AB18 GPIO_P1_3 B6 NC H23 INTA_ R13 Vdd_io AB19 GPIO_P2_0/SA24 B7 NC H24 AD0 R14 Vdd_io AB20 GPIO_P2_6/SA30 B8 NC H25 AD4 R15 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 R16 Vss_io AB22 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pll_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6	ВЗ	NC	H6	TDI	R10	Vdd_io	AB16	IOR_
B6 NC H23 INTA_ R13 Vdd_io AB19 GPIO_P2_0/SA24 B7 NC H24 AD0 R14 Vdd_io AB20 GPIO_P2_6/SA30 B8 NC H25 AD4 R15 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 R16 Vss_io AB22 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pll_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6	B4	NC	H21	AD8	R11	Vss_io	AB17	GPIO_P1_1
B7 NC H24 AD0 R14 Vdd_io AB20 GPIO_P2_6/SA30 B8 NC H25 AD4 R15 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 R16 Vss_io AB22 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pll_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6	B5	NC	H22	AD12	R12	Vss_io	AB18	GPIO_P1_3
B8 NC H25 AD4 R15 Vss_io AB21 Vss_io B9 SDRAMCLKP H26 AD3 R16 Vss_io AB22 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pll_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6	В6	NC	H23	INTA_	R13	Vdd_io	AB19	GPIO_P2_0/SA24
B9 SDRAMCLKP H26 AD3 R16 Vss_io AB22 Vss_io B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pll_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6	В7	NC	H24	AD0	R14	Vdd_io	AB20	GPIO_P2_6/SA30
B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pll_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6	B8	NC	H25	AD4	R15		AB21	Vss_io
B10 MA3 J1 INIT_/SDD13 R17 Vss_io AB23 Vss_io B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pll_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6	В9	SDRAMCLKP	H26	AD3	R16	Vss io	AB22	Vss io
B11 MA5 J2 DCD3_/SDRQ R18 Vss_io AB24 Vdd_pll_0 B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6	B10	MA3	J1	INIT /SDD13	R17	Vss io		
B12 MA6 J3 TESTCLK R21 VBatGnd AB25 CLK24MOut B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6				_		_		_
B13 CS_1 J4 VPLL1 R22 RTC_IRQ8_/GPIO_34 AB26 CLK25MOUT B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6				_				
B14 DQM0 J5 GNDPLL1 R23 AVDD2 AC1 IRQ6			J4					
	B14	_	J5	GNDPLL1	R23			

32-Bit x86 Embedded SoC

	T		T	ı	T	1	<u> </u>
B16	MD1	J9	TMS	R25	DM3	AC3	SA0
B17	MD0	J10	GNDK	R26	DP3	AC4	Vdd_core
B18	PREQ1	J11	GNDK	T1	PDACK_	AC5	Vdd_core
B19	PREQ2	J12	GNDK	T2	PCS0_	AC6	Vdd_core
B20	AD30	J13	GND_R3	Т3	PDD0	AC7	SA8
B21	AD20	J14	VCCK	T4	PDD6	AC8	IRQ12
B22	AD18	J15	VCC3V	T5	PDD1	AC9	DRQ2
B23	AD16	J16	MDC	Т6	DSR4_/SCS1_	AC10	Vss_core
B24	CBE_2	J17	TXD0_2	Т9	Vss_io	AC11	Vss_core
B25	CBE_3	J18	TXD0_3	T10	Vss_io	AC12	Vss_core
B26	AD24	J21	TXC0	T11	Vdd_core	AC13	SBHE_
C1	NC	J22	AD6	T12	Vdd_core	AC14	SD2
C2	NC	J23	VCCAPLL	T13	Vss_io	AC15	LA23
C3	NC	J24	ISET	T14	Vss_io	AC16	GPCS0_
C4	VCCO	J25	AD2	T15	Vss_io	AC17	GPIO_P0_1
C5	VCCO	J26	AD1	T16	Vss_core		GPIO_P1_2
C6	VCCO	K1	PA2	T17	Vss_core	AC19	GPIO P1 6
C7	VCCO	K2	PD0/SDD0	T18	Vss_core		Vss io
C8	NC	K3	PD3/SDD3	T21	RTC WR GPIO 35		Vdd_io
C9	MA2	K4	PD7/SDD7	T22	RTC_PS		Vdd_io
C10	MA4	K5	PD6/SDD6	T23	LAD0		Vdd_io
C11	MA7	K6	SIN9	790000	AVSS2		Vss_pll_0
	BA2	K9	GNDK	T25	DM2		DTR2_/PWM2OUT
C13		K10	GNDK	T26	DP2		DCD2 /PWM0CLK
	 MD13	K11	GNDK	U1	PCBLID_		IRQ4
1	MD11	K12	GNDK	U2	PDD4	AD2	SA13
	MD9	K13	GND_R3	U3	PDD8	AD3	SA11
C17	MD14	K14	VCCK	U4	PDD7	AD4	DRQ1
	PREQ0	- 4	VCC3V	U5	PDD11	AD5	SA18
	PGNT0		MDIO	U6	RTS4 /SINT		SA7
C20	AD31		TXD0 1	U9	Vss_io		IRQ5
C21	AD21	10,7333310000	TXD0 0	U10	Vdd core	AD8	ows
	AD19		TXEN0	U11	Vss_core		DACK_0
	AD17	K22	Duplex	U12	Vss core		SD13
	FRAME_	1	VSSAPLL	U13	Vss core		DACK 6
	IRDY	1	VCCA0	U14	Vss_core	AD12	_
C26	TRDY	K25	TXN	U15	Vss_core		LA22
D1	NC	K26	TXP	U16	Vss_core	AD14	
D2	NC	L1	STB /SCS0	U17	Vss_io		LA19
D3	NC	L2	PD1/SDD1	U18	LFRAME		GPCS1_
D4	VCCO	L3	AFD /SDD15	U21	ExtSysFailIn		GPIO P0 0
D5	GNDO	L4	ACK_/SDD11	U22	SYSFAILOut_		GPIO_P2_3/SA27
D6	GNDO	L5	PD5/SDD5	U23	LAD1		GPIO_P1_5
D7	VCCO	L6	PE/SDD9	U26	REXT1		GPIO_P2_5/SA29
D8	VCCO	L9	GNDK	U25	AVSSPLL1		TXD_EN1
D9	VDLL1	L10	GNDK	U24	AVDD33 1		RI1 /GPIO 43
פט	VDLLI	L 10	אטווט	J24	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	7022	1111_/OI IO_ 1 3

Vortex86SX

32-Bit x86 Embedded SoC

				1			
D10	VDLL0		GNDK	V1	PIOR_		DTR1_/GPIO_45
D11		L12	GNDK	V2	PDD15	AD24	RI2_/PWM1CLK
D12	BA0	L13	GND_R3	V3	Vdd_io	AD25	RTS2_/PWM1OUT
D13	RAS_	L14	VCCK	V4	Vss_core	AD26	CTS2_/PWM1GATE
D14	DQS0	L15	VCC3V	V5	RI4/SA1	AE1	MEMCS16_
D15	MD12	L16	COL0	V6	DTR4_/SA0	AE2	IRQ3
D16	MD15	L17	RXD0_1	V9	Vss_io	AE3	IOCS16_
D17	DQM1	L18	RXD0_0	V10	Vdd_core	AE4	BALE
D18	PGNT1	L21	RXDV0	V11	Vss_core	AE5	SA9
D19	PGNT2	L22	Link/Active	V12	Vss_core	AE6	IRQ10
D20	AD23	L23	VSSA0	V13	KBCLK_KBRST_	AE7	IRQ7
D21	GND_SPI	L24	VCCA1	V14	MSCLK	AE8	IOCHRDY_
D22	TEST2	L25	RXN	V15	MSDATA	AE9	LA17
D23	TEST0	L26	RXP	V16	KBDATA/A20GATE	AE10	SD9
	DEVSEL	M1	PRST	V17	Vss_io	000000	SD10
D25	STOP	M2	PD2/SDD2	V18	LDRQ	AE12	MEMW
D26	PCIRST	М3	SLIN /SDD12	V21	EXT GPCS	AE13	SA5
E1	NC	M4	PD4/SDD4	V22	Ext_Switch_fail_	AE14	LA21
E2	TEST7	M5	BUSY/SDD10	V23	LAD2	AE15	DRQ7
E3	TEST5	M6	SOUT4	V24	AVDDPLL1	AE16	SD15
E4	VCCO	M9	GNDK	V25	RTC_Xout	AE17	GPIO_P0_4
E5	GNDO	M10	GNDK	V26	RTC_Xin		GPIO P0 5
E6	GNDO	M11	GNDK	W1	PCS1_	AE19	GPIO_P1_4
E7	GNDK	M12	GND_R3	W2	PDD14	AE20	GPIO_P2_4/SA28
E8	GNDK	M13	GND_R3	W3	Vdd_io	AE21	SIN1/GPIO_44
E9	GNDDLL1	M14	VCCK	W4	Vdd_io	AE22	SOUT1/GPIO_41
E10	GNDDLL0	M15	VCC3V	W5	Vss_io	AE23	CTS1_/GPIO_47
E11	MA11	M16	VCC3V	W6	Vss_io	AE24	SOUT2/PWM0OUT
E12	CAS_	M17	RXD0_2	W21	E_SPI_CS/GPIOP_30	AE25	TXD_EN2/PWM2GATE
E13	CS_0	M18	RXD0_3	W22	E_SPI_CLK/GPIOP_31	AE26	DSR2_/PWM0GATE
E14	MD10	M21	RXC0	W23	LAD3	AF1	
E15	MD8	M22	VSSABG	W24	SERIRQ	AF2	IRQ14
E16	DQS1	M23	VCCABG	W25	AVSS3	AF3	IRQ11
E17	GNDK	M24	VSSA1	W26	AVDD3	AF4	IRQ15
E18	VCC3V	M25	DM1	Y1	SD1	AF5	TC
E19		M26	DP1	Y2	IOW	AF6	REFRESH
E20	AD22	N1	PDD3	Y3	DACK 3	AF7	DACK_7
E21	TEST3	N2	PINT	Y4	SD5	AF8	OSC14M
E22	TEST1	N3	PDD9	Y5	DRQ3	AF9	MEMR
E23	TEST4	N4	ERR_/SDD14	Y6	SD7		SYSCLK
E24	AD15	N5	SLCT/SDD8	Y21	E SPI DO/GPIOP 32	AF11	DRQ6
E25	AD14	N6	SIN4	Y22	E_SPI_DI/GPIOP_33	AF12	
E26	AD13	N9	VCCK	Y23	SPEAKER		DACK_2
F1	DTR3 /SDACK		GND_R3	Y24	Vss_pll_1		SD11
F2	TEST8	N11	GND_R3	Y25	XIN_14.318		SD12
			<u> </u>				1

Vortex86SX

32-Bit x86 Embedded SoC

F3	TEST6	N12	GND_R3	Y26	XOUT_14.318	AF16	SD14
F4	GNDO	N13	GND_R3	AA1	SA15	AF17	GPIO_P0_2
F5	GNDO	N14	GND_R3	AA2	SA12	AF18	GPIO_P0_3
F6	GNDO	N15	GND_R3	AA3	SA16	AF19	GPIO_P1_0
F7	GNDO	N16	GND_R3	AA4	Vdd_io	AF20	GPIO_P2_2/SA26
F8	VCCK	N17	Vdd_io	AA5	Vdd_io	AF21	GPIO_P2_1/SA25
F9	MA8	N18	Vdd_io	AA6	Vdd_io	AF22	RTS1_/GPIO_42
F10	MA12	N21	RTC_AS_GPIO_37	AA7	SD0	AF23	DSR1_/GPIO_46
F11	MA13	N22	AVDD0	AA8	SMEMW_	AF24	DCD1_/GPIO_40
F12	BA1	N23	AVDDPLL0	AA9	SA19	AF25	SIN2/PWM2CLK
F13	VCCK	N24	AVSS0	AA10	SMEMR_	AF26	NC
F14	VCCK	N25	DM0	AA11	DRQ5		
F15	GND_R3	N26	DP0	AA12	SA3		
F16	GND_R3	P1	PDD13	AA13	IOCHCK_		

4.3 PIN List Table

Function	Symbol	PIN
	ojor	Sum
SYSTEM	POWER_GOOD, 25MOUT, XOUT_14318, XIN_14318, MTBF, CLK24MOut, SPEAKER	7 PINs
SDRAM/DDR2	SDRAMCLK,SDRAMCLKN,RAS_ ,CAS_,WE_,CS_[1:0],DQM[1:0],DQS[1:0],BA[2:0],MD[15:0] , MA[13:0]	44 PINs
USB 0,1,2,3	DP[3:0],DM[3:0],REXT[1:0]	10 PINs
PCI	PREQ_[2:0],PGNT_[2:0],PCIRST_,PCICLK_0, PCICLK_1,PCICLK_2,AD[31:0],CBE_[3:0], FRAME_, IRDY_, TRDY_, DEVSEL_, STOP_,PAR, INTA_, INTB_, INTC_, INTD_	56 PINs
SPI FLASH	E_SPI_CS/GPIO_P3[0], E_SPI_CLK/GPIO_P3[1], E_SPI_DO/GPIO_P3[2], E_SPI_DI/GPIO_P3[3]	4 PINs
ISA BUS	IOCHCK_, SD[15:0], IOCHRDY_, AEN, SA[19:0], SBHE_, LA[23:17], MEMR_, MEMW_, RSET_DRV, IRQ[15:14], IRQ[12:9], IRQ[7:3], DRQ[7:5], DRQ[3:0], 0WS_, SMEMR_, SMEMW_, IOW_, IOR_, DACK_[7:5], DACK_[3:0], REFRESH_, SYSCLK, TC, BALE, MEMCS16_,IOCS16_, OSC14M	87 PINs
Chip Selection	GPCS0_, GPCS1_ , ROM_CS_	3 PINs
Redundant	ExtSysFailIn_, SYSFAILOut_, Ext_Switch_fail_, EXT_GPCS_	4 PINs
KBD/MOUSE	KBCLK/KBRST_, KBDATA/A20GATE_, MSCLK, MSDATA	4 PINs
RTC	RTC_AS/GPIO_3[7], RTC_RD_/GPIO_3[6], RTC_WR_/GPIO_3[5], RTC_IRQ8_/GPIO_3[4], RTC_PS, RTC_Xout, RTC_Xin	7 PINs
COM1	SIN1/GPIO_P4[4], SOUT1/GPIO_P4[1], RTS1_/GPIO_P4[2], CTS1_ / GPIO_P4[7] , DSR1_ / GPIO_P4[6], DCD1_ / GPIO_P4[0] , RI1_ / GPIO_P4[3] , DTR1_ / GPIO_P4[5], TXD_EN1	9 PINs
COM2/PWM	SIN2 / PWM2CLK, SOUT2 / PWM0OUT, RTS2_ / PWM1OUT, CTS2_ / PWM1GATE, DSR2_ / PWM0GATE, DCD2_ / PWM0CLK, RI2_ / PWM1CLK, DTR2_ / PWM2OUT, TXD_EN2 / PWM2GATE	9 PINs
COM 3,4,9	SIN3, SOUT3, SIN4, SOUT4, SIN9, SOUT9	6 PINs
IDE 0,1/COM3, COM4 and Parallel Port	PD/SDD[7:0], SLCT/SDD8, PE/SDD9, BUSY/SDD10, ACK_/SDD11, SLIN_/SDD12, INIT_/SDD13, ERR_/SDD14, AFD_/SDD15, RTS3_/SRST_, DCD3_/SDRQ, CTS4_/SIOW_, CTS3_/SIOR_, RI3/SIORDY, DTR3_/SDACK_, RTS4_/SINT, RI4/SA1, DSR3_/SCBLID_, DTR4_/SA0, DCD4_/SA2, STB_/SCS0_, DSR4_/SCS1_, PRST_, PDD[15:0], PDRQ, PIOW_, PIOR_, PIORDY, PDACK_, PINT, PA[2:0], PCBLID_, PCS0_, PCS1_	58 PINs
LPC	SERIRQ, LAD[3:0], LFRAME_, LDRQ_	7 PINs
GPIO 0,1,2[7 :0]	GPIO_P0_[7:0],GPIO_P1_[7:0], GPIO_P2_0/SA24, GPIO_P2_1/SA25, GPIO_P2_2/SA26, GPIO_P2_3/SA27, GPIO_P2_4/SA28, GPIO_P2_5/SA29, GPIO_P2_6/SA30, GPIO_P2_7/SA31	24 PINs
Ethernet	Link/Active, Duplex, ISET, ATSTP, ATSTN, TXN, TXP, RXN, RXP MDC,MDIO, COLO, RXCO, RXDO_0, RXDO_1, RXDO_2, RXDO_3, RXDVO, TXCO, TXDO_0, TXDO_1, TXDO_2, TXDO_3, TXENO	24 PINs
JTAG	TDO, TMS, TCK, TDI	4 PINs
TEST PIN	TESTCLK,TEST[8:0]	10 PINs
Rserved Function	S-ATA, I ² C	27 PINs
1.3V Power	VDDLL: 2 PINs, GNDDLL: 2 PINs, VCCK: 10 PINS, GNDK: 17 PINs	31 PINs
1.8V Power	VCCO(SDR/DDR power, 1.8V/3.3V): 8 PINs, GNDO: 9 PINs, Vdd_core: 10 PINs, Vss_core: 18 PINs, AVDD[3:0], AVSS[3:0], AVDDPLL[1:0], AVSSPLL[1:0]: 12 PINs	57 PINs
Battery Power	VBat, VBatGnd : 2 PINs	2 PINs
3.3V Power	VPLL: 2 PINs, GNDPLL: 2 PINs, Vdd_pll: 2 PINs, Vss_pll: 2 PINs VCC3V: 12 PINs, GND_R3: 15 PINs, Vdd_io: 17 PINs, Vss_io: 23 PINs VSSAPLL, VCCAPLL, VSSABG, VCCABG, VCCA0, VSSA0, VCCA1, VSSA1, AVDD33_[1:0]: 10 PINs VCC_SPI,GND_SPI: 2 PINs	87 PINs

Vortex86SX Datasheet
Version 1.004

4.4 Signal Description

This chapter provides a detailed description of Vortex86SX signals. A signal with the symbol "_n" at the end of itself indicates that this pin is low active. Otherwise, it is high active.

The following notations are used to describe the signal types:

I Input pinO Output pin

OD Output pin with open-drain

I/O Bi-directional Input/Output pin

System (7 PINs)

PIN No.	Symbol	Туре	Description
AA26	PWRGOOD	I	Power-Good Input. This signal comes from Power Good of the power supply to indicate that the power is available. The Vortex86SX uses this signal to generate reset sequence for the system.
AB26	25MOUT	0	25MHz Clock output.
Y26	XOUT_14.318	0	Crystal-out. Frequency output from the inverting amplifier (oscillator).
Y25	XIN_14.318	I	<i>Crystal-in.</i> 14.318MHz frequency input, within 100 ppm tolerance, to the amplifier (oscillator).
AA25	MTBF		MTBF Flag output.
AB25	CLK24MOUT	0	24MHz Clock output
Y23	SPEAKER	0	Speaker Output. This pin is used to control the Speaker Output and should be connected to the Speaker

SDRAM /DDRII Interface (44 PINs)

PIN No.	Symbol	Туре	Description
В9	SDRAMCLK	0	Clock output. This pin provides the fundamental timing for the SDRAM /DDR controller.
A9	SDRAMCLKN	0	Clock output. This pin provides the fundamental timing for the SDRAM /DDR controller.
D13	RAS_	0	Row Address Strobe. When asserted, this signal latches row address on positive edge of the SDRAM/DDR clock. This signal also allows row access and pre-charge.
E12	CAS_	0	Column Address Strobe. When asserted, this signal latches column address on the positive edge of the SDRAM/DDR clock. This signal also allows column access and pre-charge.
C13	WE_	0	Memory Write Enable. This pin is used as a write enable for the memory data bus.
B13, E13	CS_[1:0]	0	Chip Select CS[1:0]. These two pins activate the SDRAM devices. First Bank of SDRAM accepts any command when the CS0_n pin is active low. Second Bank of SDRAM accepts any command when the CS1_n pin is active low. For DDRII, only CS0_n activates the DDR device.
B14, D17	DQM[1:0]	0	Data Mask DQM[1:0]. These pins act as synchronized output enables during read cycles and byte masks during write cycles.
E16, D14	DQS[1:0]	I/O	Data Strobe DQS[1:0 for DDR only. Output with write data, input with the read data for source synchronous operation.

			Bank Address BA[1:0]. These pins are connected to SDRAM/DDR as bank
			address pins.
			Strap[17:16]. Memory Select, Default pull high.
			Strap[17] Strap[16] DRAM Select
F12, D12	BA[1:0]/Strap[17:16]	0	0 0 SDRAM
			0 1 Reserved
			1 0 DDR
			1 1 DDRII (Default)
C12	BA[2]	0	Bank Address [2]. These pins are connected to SDRAM/DDR as bank address pins.
D16, C17, C14, D15, C15, E14, C16, E15, B15, A13, A14, A17,	MD[15:0]	I/O	Memory Data MD[15:0]. These pins are connected to the SDRAM/DDR data bus.
A16, A15, B16, B17			
A10	MA[0]	0	Memory Address MA[0]. Normally, these pins are used as the row and column address for SDRAM/DDR.
A11	MA[1]/Strap[1]	0	Memory Address MA[1]. Normally, these pins are used as the row and column address for SDRAM/DDR. Strap[1]. Pull it high to enable GPIO2. Default pull high. Pull it low to enable Address[31:24].
C9	MA[2]	0	Memory Address MA[2]. Normally, these pins are used as the row and column address for SDRAM/DDR.
B10	MA[3] /Strap[3]	0	Memory Address MA[3]. Normally, these pins are used as the row and column address for SDRAM/DDR. Strap[3]. PLL_TEST_OUT_EN_, Default pull low. Pull it high to enable PLL_TEST_OUT_EN Pull it low to disable PLL_TEST_OUT_EN
C10	MA[4] /Strap[4]	0	Memory Address MA[4]. Normally, these pins are used as the row and column address for SDRAM/DDR. Strap[4]/[10]. SDRAM/DDR clock, Default pull high. Strap[10] Strap[4] SDRAM clock 0 0 100MHz
			0 1 133MHz (Internal default)
			1 0 166MHz
			1 1 200MHz
C11,B12,B11	MA[7:5]/Strap[7:5]	I/O	Memory Address MA[7:5]. Normally, these pins are used as the row and column address for SDRAM/DDR. Strap[7:5] / CPU Clock 3b'000 / Bypass mode 3b'001 / SYN_DISABLE_ (CPU clock same to SDRAM Clock) 3b'010 / 233MHz 3b'011 / 266MHz 3b'100 / 300MHz (Internal default) 3b'101 / 333MHz 3b'110 / 366MHz 3b'111 / 400MHz
F9	MA[8]/Strap[8]	I/O	Memory Address MA[8]. Normally, these pins are used as the row and column address for SDRAM/DDR. Strap[8]. Pull it high to enable Vortex86SX JTAG. Default internal pull-high.

24

D11	MA[9]/Strap[9]	I/O	Memory Address MA[9]. Normally, these pins are used as the row and column address for SDRAM/DDR. Strap[9]. Pulled low: 33 PINS is for IDE2. Pulled high: 33 PINS is for COM3/4 and Parallel Port. Default internal pull-high.
A12	MA[10]/Strap[10]	l/O	Memory Address MA[10]. Normally, these pins are used as the row and column address for SDRAM/DDR. Strap[4]/[10]. SDRAM/DDR clock, Default pull low. Strap[10] Strap[4] Memory clock 0 0 100MHz 0 1 133MHz (Internal default) 1 0 166MHz 1 1 200MHz
E11	MA[11]/Strap[11]	I/O	Strap[11]. Pulled low is Internal RTC. Default internal pull-low. Pulled high is External RTC
F11,F10	MA[13:12]/ Strap[13:12]	1/0	Memory Address MA[13:12]. Normally, these pins are used as the row and column address for SDRAM/DDR. Strap[13:12]. 00: flash-8bits 01: flash-16bits 11: Internal SPI. Default internal pull-high.

• USB 0, 1, 2, 3 (10 PINs)

PIN No.	Symbol	Туре	Description
T26 T25	USB2_DP USB2_DM	I/O	Universal Serial Bus Controller 0 Port 0. These are the serial data pair for USB Port 0. $15k\Omega$ pull down resistors are connected to DP and DM internally.
R26 R25	USB3_DP USB3_DM	0	Universal Serial Bus Controller 0 Port 1. These are the serial data pair for USB Port 1. $15k\Omega$ pull down resistors are connected to DP and DM internally.
N26 N25	USB0_DP USB0_DM	1/0	Universal Serial Bus Controller 1 Port 0. These are the serial data pair for USB Port 2. $15k\Omega$ pull down resistors are connected to DP and DM internally.
M26 M25	USB1_DP USB1_DM	I/O	Universal Serial Bus Controller 1 Port 1. These are the serial data pair for USB Port 3. $15k\Omega$ pull down resistors are connected to DP and DM internally.
P26	REXT[0]:	I	Universal Serial Bus Controller 0 External Reference Resistance. 510 Ω \pm 10%
U26	REXT[1]:	Ι	Universal Serial Bus Controller 1 External Reference Resistance. 510 Ω ±10%

PCI Bus Interface (56 PINs)

PIN No.	Symbol	Туре	Description
B19, B18, C18	PREQ_[2:0]	I	PCI Bus Request. These signals are the PCI bus request signals used as inputs by the internal PCI arbiter.
D19, D18 ,C19	PGNT_[2:0]	0	PCI Bus Grant. These signals are the PCI bus grant output signals generated by the internal PCI arbiter.
D26	PCIRST_	0	PCI Reset. This pin is used to reset PCI devices. When it is asserted low, all the PCI devices will be reset.
A19	PCICLK_0		PCI Clock Output. This clock is used by all of the Vortex86SX logic that is in
A18	PCICLK_1	0	the PCI clock domain.
A20	PCICLK_2		

C20, B20, A21 A22, A23, A24, A25, B26, D20, E20, C21, B21, C22, B22, C23, B23, E24, E25, E26, H22, G23, F26, F25, H21, G25, J22, G26, H25, H26, J25, J26, H24	AD[31:0]	l/O	PCI Address and Data. The standard PCI address and data lines. The address is driven with PCI Frame assertion and data is driven or received in the following clocks.
B25, B24, G22, F24	CBE_[3:0]	I/O	Bus Command and Byte Enables. During the address phase, C/BE_n[3:0] define the Bus Command. During the data phase, C/BE[3:0]_n define the Byte Enables.
C24	FRAME_	I/O	PCI Frame. This pin is driven by a PCI master to indicate the beginning and duration of a PCI transaction.
C25	IRDY_	I/O	PCI Initiator Ready. This pin is asserted low by the master to indicate that it is able to transfer the current data transfer. A data was transferred if both IRDY_n and TRDY_n are asserted low during the rising edge of the PCI clock.
C26	TRDY_	I/O	PCI Target Ready. This pin is asserted low by the target to indicate that it is able to receive the current data transfer. A data was transferred if both IRDY_n and TRDY_n are asserted low during the rising edge of the PCI clock.
D24	DEVSEL_	I/O	Device Select. This pin is driven by the devices which have decoded the addresses belonging to them.
D25	STOP_	I/O	PCI Stop. This pin is asserted low by the target to indicate that it is unable to receive the current data transfer.
G24	PAR	I/O	PCI Parity. This pin is driven to even parity by PCI master over the AD[31:0] and C/BE_n[3:0] bus during address and write data phases. It should be pulled high through a weak external pull-up resistor. The target drives parity during data read.
H23	INTA_	1	PCI INTA PCI interrupt input A. It connects to PCI INTA_n when normal modes of PCI Interrupts are supported.
F19	INTB_		PCI INTB PCI interrupt input B. It connects to PCI INTB_n when normal modes of PCI Interrupts are supported.
F20	INTC_	I	PCI INTC PCI interrupt input C. It connects to PCI INTC_n when normal modes of PCI Interrupts are supported.
E19	INTD_		PCI INTD PCI interrupt input D. It connects to PCI INTD_n when normal modes of PCI Interrupts are supported.

• EXTERNAL SPI/PORT[3-0] Interface (4 PINs)

PIN No.	Symbol	Туре	Description
W21	E_SPI_CS_/GPIO_P3[0]	I/O	External SPI Chip Select General-Purpose Input/Output P3[0]
W22	E_SPI_CLK/GPIO_P3[1]	I/O	External SPI Clock General-Purpose Input/Output P3[1]
Y21	E_SPI_DO/GPIO_P3[2]	I/O	External SPI Data Ouput General-Purpose Input/Output P3[2]
Y22	E_SPI_DI/GPIO_P3[3]	I/O	External SPI Data Input General-Purpose Input/Output P3[3]

• ISA Bus Interface (87 PINs)

PIN No.	Symbol	Туре	Description
AA13	IOCHCK_		I/O Channel Check . Provides the system board with parity (error) information about memory or devices on the I/O channel.
AE16, AF16, AD10, AF15, AF14, AE11, AE10, AD12,Y6,		I/O	ISA high and low byte slot data bus . These are the system data lines. These signals read data and vectors into CPU during memory or I/O read

AD14, Y4, AA14, AA16, AC14, Y1, AA7			cycles or interrupt acknowledge cycles and outputs data from CPU during memory or I/O write cycles.
AE8	IOCHRDY_	I	ISA system ready . This input signal is used to extend the ISA command width for the CPU and DMA cycles.
AB8	AEN	0	ISA address enable. This active high output indicates that the system address is enabled during the DMA refresh cycles.
AA3, AA1, AB2, AD2,AA2, AD3, AB7, AE5, AC7, AD6, AC2, AE13, AB11, AA12, AB13 AF12, AC3	SA[16:0]	0	ISA slot address bus. These signals are high impedance during hold acknowledge.
AA9, AD5, AB9	SA[19:17]	0	ISA slot address bus. ISA slot address bus for 62-pin slot.
AC13	SBHE_	0	ISA Bus high enable. In master cycle, it is an input polarity signal and is driven by the master device.
AC15, AD13, AE14, AA15, AD15, AB15, AE9	LA[23:17]	0	ISA latched address bus. These are input signal during ISA master cycle.
AF9	MEMR_	0	ISA memory read. This signal is an input during ISA master cycle.
AE12	MEMW_	0	ISA memory write. This signal is an input during ISA master cycle.
	RST_DRV	0	Driver Reset. This output signal is driven active during system power up.
AF4, AF2, AC8, AF3, AE6, AB14, AE7, AC1, AD7, AD1, AE2	IRQ[7:3], IRQ[12:9], IRQ[15:14]	I	Interrupt request signals. These are interrupt request input signals.
AE15, AF11, AA11, Y5, AC9, AD4, AB12	DRQ[7:5], DRQ[3:0]	I	DMA device request. These are DMA request input signals.
AD8	0WS_	I	ISA zero wait state . This is the ISA device zero-wait state indicator signal. This signal terminates the CPU ISA command immediately.
AA10	SMEMR_	0	ISA system memory read . This signal indicates that the memory read cycle is for an address below 1M byte address.
AA8	SMEMW_	04	ISA system memory write . This signal indicates that the memory write cycle is for an address below 1M byte address.
Y2	IOW_	O	ISA I/O write. This signal is an input during ISA master cycle.
AB16	IOR_	0	ISA I/O read. This signal is an input during ISA master cycle.
AF7, AD11, AB10, Y3, AF13, AB3, AD9	DACK_[7:5], DACK_[3:0]	0	DMA device acknowledge signals . These are DMA acknowledge demultiplex select signals. Input function is for hardware setting.
AF6	REFRESH_	0	Refresh cycle indicator . ISA master uses this signal to notify DRAM needs refresh. During the memory controller's self-acting refresh cycle, M6117D drives this signal to the I/O channels.
AF10	SYSCLK	0	System Clock Output. This signal clocks the ISA bus.
AF5	тс	0	DMA end of process . This is the DMA channel terminal count indicating signal.
AE4	BALE	0	Bus address latch enable . BALE indicates the presence of a valid address at I/O slots.
AE1	MEMCS16_	I	ISA 16-bit memory device select indicator signal.
AE3	IOCS16_	I	ISA 16-bit I/O device select indicator signal.
AF8	OSC14M	0	14.318MHz clock out

• Chip Selection Interface (3 PINs)

PIN No.	Symbol	Туре	Description
AC16	GPCS0_	0	ISA Bus Chip Select 0. This pin is the chip select for ISA bus.
AD16	GPCS1_	0	ISA Bus Chip Select 1. This pin is the chip select for ISA bus.
G21	ROMCS_/SPICS_		ROM Chip Select. This pin is used as a ROM chip select. SPI Chip Select. This pin is used as SPI flash chip select.

• Redundant (4 PIN)

PIN No.	Symbol	Туре	Description
U21	EXTSYSFAILIN_	I	External system fail input. This pin is the system fail in for redundant.
U22	SYSFAILOUT_	0	System fail output. This pin is the system fail out for redundant.
V22	EXT_SWITCH_FAIL_	I	External switch fail. This pin is the switch input for redundant.
V21	EXT_GPCS_	Ι	External GPCS input. This pin is the GPCS in for redundant.

KBD/MOUSE Interface (4 PINs)

PIN No.	Symbol	Туре	Description
V13	KBCLK/KBRST		Keyboard Clock . This pin is keyboard clock when used internal 8042. Keyboard Reset . This pin is Keyboard reset when used external 8042.
V16	KBDAT/A20GATE		Keyboard Data. This pin is keyboard data when used internal 8042. Address Bit 20 Mask. This pin is A20 mask when used external 8042.
V14	MSCLK	I/O	Mouse Clock. This pin is mouse clock when used internal 8042.
V15	MSDAT	I/O	Mouse Data. This pin is mouse data when used internal 8042.

• RTC/PORT3[7-4] Interface (7 PINs)

PIN No.	Symbol	Туре	Description
N21	RTC_AS	I/O	RTC Address Strobe. This pin is used as the RTC Address Strobe and should be connected to the RTC.
	/GPIO_P3[7]		General-Purpose Input/Output GPIO P3[7].
P22	P22 RTC_RD_		RTC Read Command. This pin is used as the RTC Read Command and should be connected to the RTC.
	/GPIO_P3[6]		General-Purpose Input/Output GPIO P3[6].
T21	RTC_WR_	I/O	RTC Write Command. This pin is used as the RTC Write Command and should be connected to the RTC.
	/GPIO_P3[5]		General-Purpose Input/Output GPIO P3[5].
Doo	RTC_IRQ8_	1/0	RTC Interrupt Input. This pin is used as the RTC Interrupt input.
R22	/GPIO_P3[4]		General-Purpose Input/Output GPIO P3[4].
T22	RTC_PS	\mathcal{J}_{\perp}	RTC Battery Power Sense.
V25	RTC_XOUT	0	Crystal-out.
V26	RTC_XIN	I	Crystal-in.

• COM1/PORT4 Interface (9 PINs)

PIN No.	Symbol	Туре	Description
AE21	SIN1/GPIO_P4[4]	I/O	Receive Data. FIFO UART receiver serial data input signal.
			General-Purpose Input/Output GPIO port4 [4].
AE22	SOUT1/GPIO_P4[1]	I/O	Transmit Data. FIFO UART transmitter serial data output from the serial port.
			General-Purpose Input/Output GPIO port4 [1].
AF22	RTS1/GPIO_P4[2]	I/O	Request to Send. Active low Request to Send output for UART port. A handshake output signal notifies the modem that the UART is ready to transmit data. This signal can be programmed by writing to bit 1 of Modem Control Register (MCR). The hardware reset will clear the RTS_n signal to be inactive mode (high). It is forced to be inactive during the loop-mode operation. General-Purpose Input/Output GPIO port4 [2].

AE23	CTS1/GPIO_P4[7]	l/O	Clear to Send. This active low input for the primary and secondary serial ports. A handshake signal notifies the UART that the modem is ready to receive data. The CPU can monitor the status of the CTS_n signal by reading bit 4 of Modem Status Register (MSR). A CTS_n signal states the change from low to high after the last MSR read sets bit 0 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when CTS_n changes the state. The CTS_n signal has no effect on the transmitter. Note: Bit 4 of the MSR is the complement of CTS_n. General-Purpose Input/Output GPIO port4 [7].
AF23	DSR1/GPIO_P4[6]	I/O	Data Set Ready. This active low input is for the UART ports. A handshake signal notifies the UART that the modem is ready to establish the communication link. The CPU can monitor the status of the DSR_n signal by reading bit5 of the Modem Status Register (MSR). A DSR_n signal states the change from low to high after the last MSR read sets bit1 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DSR_n changes state. Note: Bit 5 of the MSR is the complement of DSR_n. General-Purpose Input/Output GPIO port4 [6].
AF24	DCD1/GPIO_P4[0]	1/0	Data Carrier Detect. This active low input is for the UART ports. A handshake signal notifies the UART that the carrier signal is detected by the modem. The CPU can monitor the status of the DCD_n signal by reading bit 7 of the Modem Status Register (MSR). A DCD_n signal states the change from low to high after the last MSR read sets bit 3 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DCDJ changes state. Note: Bit 7 of the MSR is the complement of DCD_n. General-Purpose Input/Output GPIO port4 [0].
AD22	RI1/GPIO_P4[3]	VO	Ring Indicator. This active low input is for the UART ports. A handshake signal notifies the UART that the telephone ring signal is detected by the modem. The CPU can monitor the status of the RI_n signal by reading bit 6 of the Modem Status Register (MSR). An RI_n signal states the change from low to high after the last MSR read sets bit 2 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when RI_n changes state. Note: Bit 6 of the MSR is the complement of RI_n. General-Purpose Input/Output GPIO port4 [3].
AD23	DTR1/GPIO_P4[5]	VO	Data Terminal Ready. This is an active low output for the UART port. A handshake output signal signifies the modem that the UART is ready to establish data communication link. This signal can be programmed by writing to bit 0 of Modem Control Register (MCR). The hardware reset will clear the DTR_n signal to be inactive during the loop-mode operation. General-Purpose Input/Output GPIO port4 [5].
AD21	TXD_EN1	I/O	COM1 TX Status. This pin will be high when COM1 is trnamitting.

Vortex86SX Datasheet 29 Version 1.004

• COM2/PWM Interface (9 PINs)

PIN No.	Symbol	Туре	Description
	,	7111	COM2 Receive Data. FIFO UART receiver serial data input signal.
AF25	SIN2/PWM2CLK	I	PWM Timer2 Clock. This pin is PWM timer2 external clock input when SB register C0h bit2 is 1 (PINs for PWM).
AE24	SOUT2/PWM0OUT	0	COM2 Transmit Data. FIFO UART transmitter serial data output from the serial port. PWM Timer0 Output. This pin is PWM timer0 output when SB register C0h bit2 is 1 (PINs for PWM).
AD25	RTS2/PWM1OUT	0	Request to Send. Active low Request to Send output for UART port. A handshake output signal notifies the modem that the UART is ready to transmit data. This signal can be programmed by writing to bit 1 of Modem Control Register (MCR). The hardware reset will clear the RTS_n signal to be inactive mode (high). It is forced to be inactive during the loop-mode operation. PWM Timer1 Output. This pin is PWM timer1 output when SB register C0h
			bit2 is 1 (PINs for PWM).
AD26	CTS2/PWM1GATE	I	Clear to Send. This active low input for the primary and secondary serial ports. A handshake signal notifies the UART that the modem is ready to receive data. The CPU can monitor the status of the CTS_n signal by reading bit 4 of Modem Status Register (MSR). A CTS_n signal states the change from low to high after the last MSR read sets bit 0 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when CTS_n changes the state. The CTS_n signal has no effect on the transmitter. Note: Bit 4 of the MSR is the complement of CTS_n. PWM Timer1 Gate. This pin is PWM timer1 gate mask when SB register C0h bit2 is 1 (PINs for PWM).
AE26	DSR2/PWM0GATE		Data Set Ready. This active low input is for the UART ports. A handshake signal notifies the UART that the modem is ready to establish the communication link. The CPU can monitor the status of the DSR_n signal by reading bit5 of the Modem Status Register (MSR). A DSR_n signal states the change from low to high after the last MSR read sets bit1 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DSR_n changes state. Note: Bit 5 of the MSR is the complement of DSR_n. PWM Timer0 Gate. This pin is PWM timer0 gate mask when SB register C0h bit2 is 1 (PINs for PWM).
AC26	DCD2/PWM0CLK	I	Data Carrier Detect. This active low input is for the UART ports. A handshake signal notifies the UART that the carrier signal is detected by the modem. The CPU can monitor the status of the DCD_n signal by reading bit 7 of the Modem Status Register (MSR). A DCD_n signal states the change from low to high after the last MSR read sets bit 3 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DCDJ changes state. Note: Bit 7 of the MSR is the complement of DCD_n. PWM Timer0 Clock. This pin is PWM timer0 external clock input when SB register C0h bit2 is 1 (PINs for PWM).

30 Vortex86SX Datasheet Version 1.004

AD24	RI2/PWM1CLK	I	Ring Indicator. This active low input is for the UART ports. A handshake signal notifies the UART that the telephone ring signal is detected by the modem. The CPU can monitor the status of the RI_n signal by reading bit 6 of the Modem Status Register (MSR). An RI_n signal states the change from low to high after the last MSR read sets bit 2 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when RI_n changes state. Note: Bit 6 of the MSR is the complement of RI_n. PWM Timer1 Clock. This pin is PWM timer1 external clock input when SB register C0h bit2 is 1 (PINs for PWM).
AC25	DTR2/PWM2OUT	0	Data Terminal Ready. This is an active low output for the UART port. A handshake output signal signifies the modem that the UART is ready to establish data communication link. This signal can be programmed by writing to bit 0 of Modem Control Register (MCR). The hardware reset will clear the DTR_n signal to be inactive during the loop-mode operation. PWM Timer1 Output. This pin is PWM timer1 output when SB register C0h bit2 is 1 (PINs for PWM).
AE25	TXD_EN2/PWM2GATE	I/O	COM2 TX Status. This pin will be high when COM2 is trnamitting. PWM Timer2 Gate. This pin is PWM timer2 gate mask when SB register C0h bit2 is 1 (PINs for PWM).

• COM3, 4, 9 (6 PIN)

PIN No.	Symbol	Туре	Description
G3	SIN3	I	COM3 Receive Data. FIFO UART receiver serial data input signal.
G2	SOUT3	0	COM3 Transmit Data. FIFO UART transmitter serial data output from the serial port.
N6	SIN4	I	COM4 Receive Data. FIFO UART receiver serial data input signal.
M6	SOUT4	0	COM4 Transmit Data. FIFO UART transmitter serial data output from the serial port.
K6	SIN9		COM9 Receive Data. FIFO UART receiver serial data input signal.
J6	SOUT9	10000000	COM9 Transmit Data. FIFO UART transmitter serial data output from the serial port.

• IDE 0, 1/COM3,4,PRINT1 Interface (58 PINs)

PIN No.	Symbol	Туре	Description
K4, K5, L5, M4, K3, M2, L2, K2	PD[7:0]/SDD[7:0]	I/O	Parallel port data bus bit. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
,			IDE Secondary Channel Data Bus.
N5	SLCT/SDD8	I/O	SLCT. An active high input on this pin indicates that the printer is selected. Refer to the description of the parallel port for definition of this pin in ECP and EPP mode.
			IDE Secondary Channel Data Bus.
L6	PE/SDD9	I/O	PE. An active high input on this pin indicates that the printer has detected the end of the paper. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
			IDE Secondary Channel Data Bus.
M5	BUSY/SDD10	I/O	BUSY. An active high input indicates that the printer is not ready to receive data. Refer to the description of the parallel port for definition of this pin in ECP and EPP mode.
			IDE Secondary Channel Data Bus.

L4	ACK_/SDD11	I/O	ACK An active low input on this pin indicates that the printer has received data and is ready to accept more data. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. IDE Secondary Channel Data Bus.
M3	SLIN_/SDD12	SLIN_: OD SDD12: I/O	SLIN Output line for detection of printer selection. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. IDE Secondary Channel Data Bus.
J1	INIT_/SDD13	INIT_: OD SDD13: I/O	INIT Output line for the printer initialization. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. IDE Secondary Channel Data Bus.
N4	ERR_/SDD14	I/O	ERR An active low input on this pin indicates that the printer has encountered an error condition. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
L3	AFD_/SDD15	AFD_: OD SDD15: I/O	IDE Secondary Channel Data Bus. AFD An active low output from this pin causes the printer to auto feed a line after a line is printed. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. IDE Secondary Channel Data Bus.
НЗ	RTS3_/SRST_	0	Request to Send. Active low Request to Send output for UART port. A handshake output signal notifies the modem that the UART is ready to transmit data. This signal can be programmed by writing to bit 1 of Modem Control Register (MCR). The hardware reset will clear the RTS_n signal to be inactive mode (high). It is forced to be inactive during the loop-mode operation. IDE Secondary Channel Reset.
J2	DCD3_/SDRQ	_	Data Carrier Detect. This active low input is for the UART ports. A handshake signal notifies the UART that the carrier signal is detected by the modem. The CPU can monitor the status of the DCD_n signal by reading bit 7 of the Modem Status Register (MSR). A DCD_n signal states the change from low to high after the last MSR read sets bit 3 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DCDJ changes state. Note: Bit 7 of the MSR is the complement of DCD_n. IDE Secondary Channel DMA Request.
P6	CTS4_/SIOW_	VO	Clear to Send. This active low input for the primary and secondary serial ports. A handshake signal notifies the UART that the modem is ready to receive data. The CPU can monitor the status of the CTS_n signal by reading bit 4 of Modem Status Register (MSR). A CTS_n signal states the change from low to high after the last MSR read sets bit 0 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when CTS_n changes the state. The CTS_n signal has no effect on the transmitter. Note: Bit 4 of the MSR is the complement of CTS_n. IDE Secondary Channel IO Write Strobe.
H2	CTS3_/SIOR_	VO	Clear to Send. This active low input for the primary and secondary serial ports. A handshake signal notifies the UART that the modem is ready to receive data. The CPU can monitor the status of the CTS_n signal by reading bit 4 of Modem Status Register (MSR). A CTS_n signal states the change from low to high after the last MSR read sets bit 0 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when CTS_n changes the state. The CTS_n signal has no effect on the transmitter. Note: Bit 4 of the MSR is the complement of CTS_n. IDE Secondary Channel IO Read Strobe.

Vortex86SX Datasheet
Version 1.004

33

G1	RI3/SIORDY	I	Ring Indicator. This active low input is for the UART ports. A handshake signal notifies the UART that the telephone ring signal is detected by the modem. The CPU can monitor the status of the RI_n signal by reading bit 6 of the Modem Status Register (MSR). An RI_n signal states the change from low to high after the last MSR read sets bit 2 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when RI_n changes state. Note: Bit 6 of the MSR is the complement of RI_n. IDE Secondary Channel IO Channel Ready.
F1	DTR3_/SDACK_	0	Data Terminal Ready. This is an active low output for the UART port. A handshake output signal signifies the modem that the UART is ready to establish data communication link. This signal can be programmed by writing to bit 0 of Modem Control Register (MCR). The hardware reset will clear the DTR_n signal to be inactive during the loop-mode operation. IDE Secondary Channel DMA Acknowledge.
U6	RTS4_/SINT	I/O	Request to Send. Active low Request to Send output for UART port. A handshake output signal notifies the modem that the UART is ready to transmit data. This signal can be programmed by writing to bit 1 of Modem Control Register (MCR). The hardware reset will clear the RTS_n signal to be inactive mode (high). It is forced to be inactive during the loop-mode operation. IDE Secondary Channel Interrupt.
V5	RI4/SA1	I/O	Ring Indicator. This active low input is for the UART ports. A handshake signal notifies the UART that the telephone ring signal is detected by the modem. The CPU can monitor the status of the RI_n signal by reading bit 6 of the Modem Status Register (MSR). An RI_n signal states the change from low to high after the last MSR read sets bit 2 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when RI_n changes state. Note: Bit 6 of the MSR is the complement of RI_n.
H1	DSR3_/SCBLID_		IDE Secondary Channel Device Address. Data Set Ready. This active low input is for the UART ports. A handshake signal notifies the UART that the modem is ready to establish the communication link. The CPU can monitor the status of the DSR_n signal by reading bit5 of the Modem Status Register (MSR). A DSR_n signal states the change from low to high after the last MSR read sets bit1 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DSR_n changes state. Note: Bit 5 of the MSR is the complement of DSR_n. IDE Secondary Channel Cable Assembly Type Identifier.
V6	DTR4_/SA0	0	Data Terminal Ready. This is an active low output for the UART port. A handshake output signal signifies the modem that the UART is ready to establish data communication link. This signal can be programmed by writing to bit 0 of Modem Control Register (MCR). The hardware reset will clear the DTR_n signal to be inactive during the loop-mode operation.
R6	DCD4_/SA2	1	IDE Secondary Channel Device Address. Data Carrier Detect. This active low input is for the UART ports. A handshake signal notifies the UART that the carrier signal is detected by the modem. The CPU can monitor the status of the DCD_n signal by reading bit 7 of the Modem Status Register (MSR). A DCD_n signal states the change from low to high after the last MSR read sets bit 3 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DCDJ changes state. Note: Bit 7 of the MSR is the complement of DCD_n. IDE Secondary Channel Device Address.

Vortex86SX Datasheet Version 1.004

L1	STB_/SCS_0	STB_: OD SCC_0: I	STB An active low output is used to latch the parallel data into the printer. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. IDE Secondary Channel Chip Select.
			Data Set Ready. This active low input is for the UART ports. A handshake signal notifies the UART that the modem is ready to establish the communication link. The CPU can monitor the status of the DSR_n signal by reading bit5 of the Modem Status Register (MSR). A DSR n signal states the
Т6	DSR4_/SCS1_	I	change from low to high after the last MSR read sets bit1 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DSR_n changes state. Note: Bit 5 of the MSR is the complement of DSR_n.
			IDE Secondary Channel Chip Select.
M1	PRST_	0	IDE Primary Channel Reset.
V2, W2, P1, P5, U5, P4, N3, U3, U4 T4, R4, U2, N1, R5, T5, T3	PDD[15:0]	VO	IDE Primary Channel Data Bus.
R1	PDRQ	I	IDE Primary Channel DMA Request.
R3	PIOW_	0	IDE Primary Channel IO Write Strobe.
V1	PIOR_	0	IDE Primary Channel IO Read Strobe.
P3	PIORDY	I	IDE Primary Channel IO Channel Ready.
T1	PDACK_	0	IDE Primary Channel DMA Acknowledge.
N2	PINT	I	IDE Primary Channel Interrupt.
K1, P2, R2	PA[2:0]	0	IDE Primary Channel Device Address
U1	PCBLID_	I	IDE Primary Channel Cable Assembly Type Identifier.
W1	PCS1_	0	IDE Primary Channel Chip Select.
T2	PCS0_	0	IDE Primary Channel Chip Select.

• LPC Bus Interface (7 PINs)

PIN No.	Symbol	Туре	Description
W24	SERIRQ	I/O	Serial Interrupt Request. This pin is used to support the serial interrupt protocol of common architecture.
W23, V23, U23, T23	LAD[3:0]	I/O	LPC Command, Address and Data LAD[3:0]. These pins are used to be command/address/data pins of Low-Pin-Count Function.
U18	LFRAME_	0	Low Pin Count FRAME_n Signal. This signal is used as a frame signal of low pin count protocol
V18	LDRQ_	- 1	Low Pin Count DMA Request Signal. This signal is used as a DMA request signal of low pin count protocol.

34 Vortex86SX Datasheet Version 1.004

• GPIO Interface (24 PINs)

PIN No.	Symbol	Туре	Description
AA18, AA17, AE18, AE17, AF18, AF17, AC17, AD17, AA19, AC19, AD19, AE19, AB18, AC18, AB17, AF19	GPIO_P0[7:0] GPIO_P1[7:0]		General-Purpose Input/Output P0[7-0] and P1[7-0]. Those pins can be programmed input or output individually.
AA20, AB20, AD20, AE20, AD18, AF20, AF21, AB19	GPIO_P2[7:0]/Addre ss[31:24]	I/O	General-Purpose Input/Output P2[7-0] . Those pins can be programmed input or output individually. Address[31:24].

Ethernet Interface (24 PINs)

DIN No.	Compleat	Turns	Description
PIN No.	Symbol	Туре	
L22	Link/Active		Link/Active: Link/active status
K22	Duplex		Duplex: Duplex status
J24	ISET		ISET: External resistor connecting pin for BIAS
F22	ATSTP		ATSTP: VGA and ADC testing pin for input and output (positive)
F21	ATSTN		ATSTN: VGA and ADC testing pin for input and output (negative)
K25	TXN		TXN: 10B-T/100BT transmitting output pin/ reveiving input pin (positive)
K26	TXP		TXP: 10B-T/100BT transmitting output pin/ reveiving input pin (negative)
L25	RXN		RXN: 10B-T/100BT reveiving input pin/ transmitting output pin (positive)
L26	RXP		RXP: 10B-T/100BT reveiving input pin/ transmitting output pin (negative)
J16	MDC	0	MDC: MII management data clock is sourced by the Vortex86SX to the external PHY devices as a timing reference for the transfer of information on the MDIO signal.
K16	MDIO	I/O	MDIO: MII management data input/output transfers control information and status between the external PHY and the Vortex86SX.
L16	COL0		COLO: This pin functions as the collision detection. When the external physical layer protocol (PHY) device detects a collision, it asserts this pin.
M21	RXC0		RXC0: Supports the receive clock supplied by the external PMD device. This clock should always be active.
M18, M17, L17, L18	RXD0_[3:0]	1	RXD0_[3:0]: Four parallel receiving data lines. This data is driven by an external PHY attached to the media and should be synchronized with the RXC signal.
L21	RXDV0	_	RXDV0: Data valid is asserted by an external PHY when the received data is present on the RXD[3:0] lines and is de-asserted at the end of the packet. This signal should be synchronized with the RXC signal.
J21	TXC0	_	TXC0: Supports the transmit clock supplied by the external PMD device. This clock should always be active.
J18, J17, K17, K18	TXD0_[3:0]	0	TXD0_[3:0]: Four parallel transmit data lines. This data is synchronized to the assertion of the TXC signal and is latched by the external PHY on the rising edge of the TXC signal.
K21	TXEN0	0	TXENO: This pin functions as Transmit Enable. It indicates that a transmission to an external PHY device is active on the MII port.

• JTAG Interface (4 PINs)

PIN No.	Symbol	Туре	Description
G6	TDO	0	TDO: JTAG Test Data Output pin.
J9	TMS	I	TMS: JTAG Test Mode Select pin.
G7	TCK	I	TCK: JTAG Test Clock Input pin.
H6	TDI	I	TDI: JTAG Test Data Input pin.

• TEST PIN (10 PIN)

PIN No.	Symbol	Туре	Description
J3	TESTCLK	I/O	For Testing used
E23, E21, D22, E22, D23, F2, F3, E2, E3	TEST[8:0]		For Testing used. Test 3 and Test 4 must pull high to 3.3V.

• 1.3V POWER (14 PINs)

PIN No.	Symbol	Туре	Description
D9, D10	VDDLL (2 PINs)	I	DLL power
E9, E10	GNDDLL (2 PINs)	I	DLL ground
F8,F13,F14,G4, J14,K14,L14,N9 ,M14,P9	VCCK (10 PINs)	I	Core power
E7,E8,E17,J10, J11,J12,K9, K10,K11,K12, L9,L10,L11, L12,M9,M10, M11	GNDK (17 PINs)	ı	Code ground

• 1.8V POWER (57 PINs)

PIN No.	Symbol	Туре	Description
C4,C5,C6,C7,	VCCO (8 PINs)		SDR/DDRII power (3.3V/1.8V)
D4,D7,D8,E4	V000 (01 11 1 0))
D5,D6,E5,E6,			
F4,F5,F6,F7,	GNDO (9 PINs)	(H)	SDR/DDRII gound
G5	Δ		
AA21,AA22,			
AA23,AC4,	Vdd core (10 PINs)	1	Core power
AC5,AC6,T11,	vaa_core (10 Pilvs)	1	Core power
T12,U10,V10			
T16, T17, T18,			
U11, U12, U13,			
U14, U15, U16,	Vss core (18 PINs)	1	Core ground
V4, V11, V12,	V33_core (101 iiv3)		3.5.5.5
AB4, AB5, AB6,			
AC10, AC1, AC12			
W26, R23,	AVDD[3:0]	1	Analog power
R24, N22	AVDD[3.0]	•	A tidlog power
W25, T24,	A) (OO) (A)		Angles sound
P23, N24	AVSS[3:0]	I	Analog gound
U25, P25	AVSSPLL[1:0]	I	USB PLL power
V24, N23	AVDDPLL[1:0]	I	USB PLL ground

• Battery POWER (2 PIN)

PIN No.	Symbol	Туре	Description	
P21	VBat	I	Battery power for RTC	
R21	VBatGnd	Ι	Battery gound for RTC	

• 3.3V Power (87 PINs)

PIN No.	Symbol	Туре	Description
H4, J4	VPLL (2 PINs)	I	Analog power
H5, J5	GNDPLL (2 PINs)	I	Analog gound
AA24, AB24	Vdd_pll (2 PINs)	I	Analog power
Y24, AC24	Vss_pll (2 PlNs)	I	Analog gound
E18, F18, J15, K15, L15, M15, M16, P10, P11, P12, P13, P14	VCC3V (12 PINs)	I	Analog power
F15, F16, F17, J13, K13, L13, M12, M13, N10, N11, N12, N13, N14, N15, N16	GND_R3 (15 PINs)	I	Analog gound
AA4, AA5, AA6, AC21, AC22, AC23, N17, N18, P15, P16, R9, R10, R13, R14, V3, W3, W4	Vdd_io (17 PINs)	1	IO power
P17, P18, R11, R12, R15, R16, R17, R18,T9, T10, T13, T14, T15, U9, U17, V9, V17, W5, W6, AB21, AB22, AB23, AC20	Vss_io (23 PINs)	1	IO gound
K23	VSSAPLL	1	Analog ground
J23	VCCAPLL	1	Analog power
M22	VSSABG		Analog gound
M23	VCCABG	T	Analog power
K24	VCCA0	I	Analog power
L23	VSSA0	1	Analog gound
L24	VCCA1	I	Analog power
M24	VSSA1	1	Analog gound
P24	AVDD33_0	I	Analog power
U24	AVDD33_1	I	Analog power
F23	VCC_SPI	I	SPI flash power
D21	GND_SPI (2 PINs)	1	SPI flash ground